# Side Channel Attack (SCA) Toolkit Quick-Start Guide

(For Arty-A7 and Arty-S7)

Version 1.1 (Updated: 30 Oct 2024)

## List of Equipment and Software

Table 1 lists the hardware components needed for the experimental setup.

Table 1: Hardware c	omponents
---------------------	-----------

No	Items	Functions/Description
1	Evaluation board (Arty A7 or S7)	<ul> <li>To run a cryptographic program such as Advanced Encryption Standard (AES)</li> </ul>
2	USB 2.0 A-Male to Micro B Cable	<ul> <li>To power on the evaluation board</li> <li>To connect the evaluation board to a personal computer for data communication</li> </ul>
3	Board-to-board connectors	• To connect oscilloscope probes for trace measurements
4	Electromagnetic (EM) probes	<ul> <li>To pick-up the EM information on the FPGA chip running AES operations</li> </ul>
5	Oscilloscope (provided by users)	To collect the EM traces for SCA
6	A personal computer (provided by users)	<ul><li>To transfer/send data for AES operation</li><li>To perform the SCA evaluation</li></ul>

Table 2 lists the software and files needed for the experimental setup.

Table 2: Software and files needed

No	Items	Functions/Description	From
1	Async2Secure SCA Evaluation tool	<ul> <li>To perform SCA evaluation on the implemented AES</li> </ul>	Note 1
2	AES Sender/Checker Program	• To record the plain text and cipher text when running the AES program	Note 2
3	AES sample bit file and AES project file for the evaluation board	<ul> <li>AES sample files which are compatible for Arty evaluation board</li> </ul>	Note 3
4	Vivado WebPack Design/Design Suite	• To implement an AES hardware on the Xilinx FPGA of the evaluation board	Note 4

Note 1: Visit <u>http://async2secure.com/products/tools</u> for more information and enquiries Note 2 & 3: Visit <u>https://async2secure.com/resources/resource\_library</u> for more information Note 4: Visit <u>https://www.xilinx.com/support/download.html</u>.

### System Requirements (recommended)

No	Host PC	Recommended Requirements
1	Operating Systems	• Windows 10 (tested)
2	Processors	<ul> <li>Minimum: Any Intel or AMD x86-64 processor</li> <li>Recommended: With four logical cores</li> </ul>
3	RAM	<ul> <li>Minimum: 8 GB</li> <li>Recommended: 16 GB</li> </ul>

#### Hardware Setup

- Download the sample AES bit file (AES\_ARTY\_TOP\_####.bit) from our website, <u>https://async2secure.com/resources/resource\_library</u>. #### denotes the 4-digit code of the board version. For example, #### is A735 for Arty-A735T board, and S725 for Arty-S725 board.
- 2. Download and install the AES sender/checker program from our website, <u>https://async2secure.com/resources/resource\_library</u>
- 3. Download and install the latest Vivado WebPACK/ Design suite from Xilinx website, <u>https://www.xilinx.com/support/download.html</u>.
- 4. After installation, launch Vivado. Click "Open Hardware Manager" in Vivado WebPACK under "Tasks" as shown in Figure 1.



Figure 1: Vivado View

5. Connect the ARTY board to the PC using the USB cable given in our Toolkit. Click on "Auto Connect" under Hardware Window.



Figure 2: Connecting to FPGA Board

6. When the devices appear in the Hardware window, right click on the FPGA name, and select "Program Device". Browse and select the bit file (AES\_ARTY\_TOP\_####.bit). Click "Program" and wait until it is successfully programmed.

🝌 Program Device		×
Select a bitstream prog select a debug probes programming file.	rramming file and download it to your hardware device. You can optionally file that corresponds to the debug cores contained in the bitstream	4
Bitstre <u>a</u> m file:	C:/Users/Crypto/Downloads/AES_ARTY7_TOP.bit	•••
Debu <u>a</u> probes file:	•	••
Enable end of s	tartup check	
<b>?</b>	<u>P</u> rogram Cance	el

Figure 3: Programming FPGA

7. To start the FPGA, set the switches, i.e. SW3 = SW2 = SW1 = 'DOWN', SW0 = 'UP', as shown in Figure 4.



Figure 4: Switches to start the FPGA

8. Connect an EM probe and a passive probe to the oscilloscope. Connect the passive probe to the pin IOO as the Trigger signal for data capturing, as shown in Figure 5. Set the switching threshold for the Trigger signal to 1.65V since the Trigger signal is operating within 3.3V.



Figure 5: IO0 pin location for oscilloscope probe

9. Connect the Ground of the oscilloscope probe to any of the GND pins available on the board, as shown in Figure 6.



Figure 6: GND connection for your oscilloscope probe

10. Connect the EM probe to oscilloscope and place the EM probe tip onto the FPGA chip as shown in Figure 7.



Figure 7: EM probe placed on the main FPGA chip

11. Launch the AES sender program on the PC. Set the Baud rate to 9600 and click "Connect". Type in "No. of Traces" you would like to collect and click "Start".

Async2Secure: AES Data Communicator v1.2.1				
_Serial				
Serial Port: COM3 🗸	Refresh 9600 V Connect			
No. of Traces: 10				
Wait Time (ms): 0				
_Key				
Random O Fixed	◯ File			
Key: 00 01 02 03 04 05	06 07 08 09 0A 0B 0C 0D 0E 0F			
_Plaintext				
🖸 Random 🔿 Fixed	◯ File			
Oscilloscope				
0				
_Recording				
No. of Traces Recorded:	0			
Key:	00 00 00 00 00 00 00 00 00 00 00 00 00			
Plaintext:	00 00 00 00 00 00 00 00 00 00 00 00 00			
Expected Ciphertext:	00 00 00 00 00 00 00 00 00 00 00 00 00			
Received Ciphertext:	00 00 00 00 00 00 00 00 00 00 00 00 00			
Saving Location:	NA			
	Start Stop			

Figure 8: AES sender program used for sending plain text to the board

12. The waveforms of EM signal and Trigger signal can be observed as shown in Figure 9. Record the EM signal waveforms for a total of 450ns before the Trigger signal for SCA evaluation.



Figure 9: EM waveform with Trigger signal on Oscilloscope

## Software Setup

1. First, log in with your account after the application is launched as shown in Figure 10.

🗘 Async2S	ecure SCA Toolkit v4.1.1.dev	_	×
	Async띏 2 ≕Se	cure	
-	Email address		
	Password		
	Sign in		
	Async2Secure Pte. Ltd. All rights re	served.	8

Figure 10: Login screen

- 2. Data Conversion To convert the collected traces from the oscilloscope into \*.h5 file format.
  - From the Menu, go to 'Data Conversion' > 'Periodic Data to Samples'.
    - (i) Click 'Load Files' to load a trace file in CSV format as shown in Figure 11.
    - (ii) Click 'Save As' to save all trace files as a single file in \*.h5 file format, e.g. "125traces.h5".
    - (iii) Then click '*Process*' to perform the conversion.

Periodic Data to Samples	×
Data	
Folder Path: C:/Exercises/Exercise-1/B/smart_card_raw_data/125 traces No. of Traces Found: 125	
Save File Location: C:/Exercises/Exercise-1/B/smart_card_raw_data/125 traces/125traces	s.h5
Load Files Save As	

Figure 11: Periodic data to samples in data conversion

- 3. Building Project File to generate a single project by combining traces, plain text, cipher text with the following steps.
  - From the Menu, go to 'Data Management' > 'Build Project File' as shown in Figure 12. Click 'Load Files'.



Figure 12: Building a project file

- The "Add Files" window is displayed as shown in Figure 13.
  - (i) Click 'Load Trace File' to load \*.h5 file (generated from above step 2 Data Conversion).
  - (ii) Click 'Load Plain Text File' (generated during the trace collection step).
  - (iii) Click 'Load Cipher Text File' similarly.
  - (iv) Click 'Set Key' (i.e. AES key used for generating traces during the trace collection step).
  - (v) Finally, click 'Add to Project File' to add those pairs (traces, plain text, cipher text and key) to the project file.

Add Files							?	)
Trace File								
No. of Traces:	125							
No. of Sample Point	s: 400002							
Loaded Trace File Pa	ath: C:/Exercises/Exe	ise-1/B/smart_card_raw_	data/125 traces/125tr	aces.h5				
Plaintext File								
No. of Rows:	125							
No. of Bytes:	16							
Loaded Plaintext File	e Path: C:/Exercises/E	ercise-1/B/smart_card_ra	w_data/plaintext.txt					
Ciphertext File								
No. of Rows:	125							
No. of Bytes:	16							
Loaded Ciphertext F	File Path: C:/Exercises	Exercise-1/B/smart_card_	aw_data/ciphertext.t	xt				
Кеу								
No. of Bytes: 16								
Key: 00.01	1 02 03 04 05 06 07 08	9 0A 0B 0C 0D 0E 0F						
X Cancel	t c	d Trace File 🛛 🔁 Load P	aintext File 🛛 📛 Loai	d Ciphertext File 🛛 📂	Set Key	+ Add to P	roject F	File

Figure 13: Add files to the project file

- Thereafter, the current window "Add Files" is closed, and the previous window "Build Project File" is displayed again as shown in Figure 14.
  - (i) As seen, the pair (traces, plain text, cipher text and key) is displayed as a list.
  - (ii) Once confirmed, click 'Set Project File Location' to save the project file.
  - (iii) Then click 'Process' to generate a project file.
  - (iv) Side Note: More pairs can be added to the project similarly to build a list of different pairs.

Build Project File		×
Plaintext/Ciphertext And Trace File Pairs:		
Traces: 125, Points: 400002, FileName: 125traces.h5	Plaintext: Rows:125, Byte: 16, FileName: plaintext.txt	
<		>
Load Files Remove Selected Pairs		
New Project Location		
Save Location: NA		
Save File As: NA		
Set Project File Location		

Figure 14: After adding files to the project file

- 4. Attacking Phase to specify the SCA settings and to perform SCA evaluation.
  - From the Menu, go to '*File' > 'Project' > 'Open Project'* to load the project file (generated from the previous step 3 Building Project File).
  - Once the project file is loaded, go to '*Attack' > 'First-Order'* from the menu. The "First-Order" window is displayed as shown in Figure 15.
    - (i) Specify the trace sample region (points of interest) at 'Samples' under the 'Range' panel.
    - (ii) Choose either CPA or DPA for the attack.
    - (iii) Choose the appropriate round, model and target to match the hardware leakage.
    - (iv) In this current setup, the 'CPA' attack, 'First' round, 'Hamming Weight' model and 'SB(PT^KEY)' target are selected for the attack.
    - (v) Tick the options under the 'View' panel to generate progressive charts if required.
    - (vi) Then click 'Process' for the analysis.

hist-Order	K Sample-Vs-Data Chart
Project Mo.         123           Mo. of Transm.         123           No. of Sequelts         00002           Vo. of Provide FeaturesColorements.         16	
Barger           Baser         0         8         05         8         05           Baser         0         8         05         05         05           Figer         0	
Bytes: All Select	Sample Sample Sample As Chart Processed Sample 45-Data Chart
Key	Sample-Vs-Coefficient Chart
Known Keyr 00 0 1 0 2 0 3 0 4 0 5 0 6 0 7 08 09 04 08 0C 00 0E 0F 📝	C > 10 2/2 Byte Position: 0 Position: 0 Position: (362.693092, 0.2650)
Dependency:         Dis 1:00 0146 do 014 do 04 do 00 01 do 04           Aux offer:         Dis 1:00 0146 do 014 do 04 do 00 010 01           No offerencia hybrid Status (CL Did 01           Pore           Bone information           Overencia hybrid Status (CL Did 01	Service & Cardinari 4. 4. 4. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5
	and the data was a finite sector with a state of a data was been as a state of the

Figure 15: Attacking and analysing the collected traces

- 5. Analysis Phase to check whether the key can be retrieved successfully or not, as shown in Figure 15.
  - Under the 'Key' panel, the 'Actual Key', i.e. key guess from the correlation will be compared with the 'Expected Key', i.e. calculated key at the selected round.
  - After the correlation is performed, there are two possible outcomes, i.e. the key guess is correct (highlighted in green), and the key guess is wrong (highlighted in red).
  - Users can further analyze each byte's leakage in the Key-Vs-Coefficient and Sample-Vs-Coefficient charts.

# **Technical and Sales Support**

Please contact us at <u>contact@async2secure.com</u> for technical and sales support. We welcome any feedback.

## **Appendix: AES Interface**

Figs. A1 (a) depicts the default interface signals for the AES cipher used. If a custom AES has different interface signals, the custom AES needs to be re-designed having the same interface signals to allow the AES Sender/Checker Program to function properly. This can be done easily with a Verilog interface wrapper. Table A1 tabulates the definition of the interface signals and Fig. A2 depicts the waveform pattern of the interface signals. Please follow the interface pattern for your custom AES design.



Fig. A1: Interface signals for AES (a) default, and (b) embodying a custom AES

No	Signal Name	Input/Output	Remark
1	CLK	Input	Clock signal
2	RSTn	Input	Active low reset signal
3	EN	Input	Active high enable signal
4	Kin[127:0]	Input	Key
5	Din[127:0]	Input	Plaintext
6	KDrdy	Input	Start signal (for both Key and Plaintext)
7	Dout[127:0]	Output	Ciphertext
8	Kvld	Output	Key valid signal
9	Dvld	Output	Data valid signal (after N cycles)
10	BSY	Output	Busy signal (for operation)
11	Trigger	Output	Trigger signal (for oscilloscope triggering)

	Table A1 T	he definition	of the	interface	signals
--	------------	---------------	--------	-----------	---------



Fig. A2: Interface signals Pattern for a Proper Operation